Sciweavers

2061 search results - page 21 / 413
» Tiling with limited resources
Sort
View
MICRO
2006
IEEE
105views Hardware» more  MICRO 2006»
15 years 5 months ago
Distributed Microarchitectural Protocols in the TRIPS Prototype Processor
Growing on-chip wire delays will cause many future microarchitectures to be distributed, in which hardware resources within a single processor become nodes on one or more switched...
Karthikeyan Sankaralingam, Ramadass Nagarajan, Rob...
NORDICHI
2006
ACM
15 years 5 months ago
Tac-tiles: multimodal pie charts for visually impaired users
Tac-tiles is an accessible interface that allows visually impaired users to browse graphical information using tactile and audio feedback. The system uses a graphics tablet which ...
Steven A. Wall, Stephen A. Brewster
ERSA
2006
119views Hardware» more  ERSA 2006»
15 years 1 months ago
Exploiting Hierarchical Configuration to Improve Run-Time MPSoC Task Assignment
Run-time assignment of a set of communicating tasks onto a heterogeneous multiprocessor system-on-chip (MPSoC) platform is a challenging task. Having FPGA fabric tiles in such MPS...
Vincent Nollet, Prabhat Avasare, Diederik Verkest,...
DASFAA
2010
IEEE
166views Database» more  DASFAA 2010»
15 years 6 months ago
The Objects Interaction Matrix for Modeling Cardinal Directions in Spatial Databases
Abstract. Besides topological relations and approximate relations, cardinal directions have turned out to be an important class of qualitative spatial relations. In spatial databas...
Tao Chen, Markus Schneider, Ganesh Viswanathan, We...
ISLPED
2005
ACM
108views Hardware» more  ISLPED 2005»
15 years 5 months ago
Replacing global wires with an on-chip network: a power analysis
This paper explores the power implications of replacing global chip wires with an on-chip network. We optimize network links by varying repeater spacing, link pipelining, and volt...
Seongmoo Heo, Krste Asanovic