Sciweavers

821 search results - page 102 / 165
» Time Dependent Processing in a Parallel Pipeline Architectur...
Sort
View
FPL
2003
Springer
164views Hardware» more  FPL 2003»
15 years 5 months ago
Fast, Large-Scale String Match for a 10Gbps FPGA-Based Network Intrusion Detection System
Intrusion Detection Systems such as Snort scan incoming packets for evidence of security threats. The most computation-intensive part of these systems is a text search against hund...
Ioannis Sourdis, Dionisios N. Pnevmatikatos
EDBTW
2010
Springer
15 years 3 months ago
An architecture for ad-hoc and collaborative business intelligence
The success of organizations or business networks depends on fast and well-founded decisions taken by the relevant people in their specific area of responsibility. To enable time...
Henrike Berthold, Philipp Rösch, Stefan Z&oum...
VLDB
2007
ACM
145views Database» more  VLDB 2007»
16 years 3 days ago
Executing Stream Joins on the Cell Processor
Low-latency and high-throughput processing are key requirements of data stream management systems (DSMSs). Hence, multi-core processors that provide high aggregate processing capa...
Bugra Gedik, Philip S. Yu, Rajesh Bordawekar
PDCAT
2009
Springer
15 years 6 months ago
CheCUDA: A Checkpoint/Restart Tool for CUDA Applications
Abstract—In this paper, a tool named CheCUDA is designed to checkpoint CUDA applications that use GPUs as accelerators. As existing checkpoint/restart implementations do not supp...
Hiroyuki Takizawa, Katsuto Sato, Kazuhiko Komatsu,...
VLSID
2001
IEEE
164views VLSI» more  VLSID 2001»
16 years 8 days ago
An Efficient Parallel Transparent Bist Method For Multiple Embedded Memory Buffers
In this paper, we propose a new transparent built-in self-test ( TBIST ) method to test multiple embedded memory arrays with various sizes in parallel. First, a new transparent tes...
Der-Cheng Huang, Wen-Ben Jone, Sunil R. Das