Sciweavers

821 search results - page 131 / 165
» Time Dependent Processing in a Parallel Pipeline Architectur...
Sort
View
GECCO
2007
Springer
186views Optimization» more  GECCO 2007»
15 years 4 months ago
Cascaded generic XCS to learn about reminding preferences
We are developing an adaptive reminding system, which learns when and how to present notifications. In this paper, we focus on our XCS-based model, composed of two cascaded sets ...
Nadine Richard, Samuel Tardieu, Seiji Yamada
CORR
2002
Springer
104views Education» more  CORR 2002»
14 years 9 months ago
Intelligent Search of Correlated Alarms for GSM Networks with Model-based Constraints
In order to control the process of data mining and focus on the things of interest to us, many kinds of constraints have been added into the algorithms of data mining. However, di...
Qingguo Zheng, Ke Xu, Weifeng Lv, Shilong Ma
ISSS
2002
IEEE
125views Hardware» more  ISSS 2002»
15 years 2 months ago
Design Experience of a Chip Multiprocessor Merlot and Expectation to Functional Verification
We have fabricated a Chip Multiprocessor prototype code-named Merlot to proof our novel speculative multithreading architecture. On Merlot, multiple threads provide wider issue wi...
Satoshi Matsushita
CLUSTER
2006
IEEE
14 years 9 months ago
Deferred Assignment Scheduling in Cluster-Based Servers
This paper proposes a new scheduling policy for cluster-based servers called DAS (Deferred Assignment Scheduling). The main idea in DAS is to defer scheduling as much as possible,...
Victoria Ungureanu, Benjamin Melamed, Michael N. K...
ICCD
2006
IEEE
128views Hardware» more  ICCD 2006»
15 years 6 months ago
Polaris: A System-Level Roadmap for On-Chip Interconnection Networks
Technology trends are driving parallel on-chip architectures in the form of multi-processor systems-on-a-chip (MPSoCs) and chip multi-processors (CMPs). In these systems the incre...
Vassos Soteriou, Noel Eisley, Hangsheng Wang, Bin ...