821 search results - page 18 / 165 » Time Dependent Processing in a Parallel Pipeline Architectur... |
FCCM
2009
IEEE
15 years 4 months ago
2009
IEEE
This paper presents an architecture for FPGA acceleration of quadrature methods used for pricing complex options, such as discrete barrier, Bermudan, and American options. The arc...
HPCA
2003
IEEE
15 years 10 months ago
2003
IEEE
To continue to improve processor performance, microarchitects seek to increase the effective instruction level parallelism (ILP) that can be exploited in applications. A fundament...
ICS
1989
Tsinghua U.
15 years 1 months ago
1989
Tsinghua U.
Control intensive scalar programs pose a very different challenge to highly pipelined supercomputers than vectorizable numeric applications. Function call/return and branch instru...
CAMP
2000
IEEE
15 years 2 months ago
2000
IEEE
This paper presents an FPGA based architecture for high speed edge and corner detection. Applications targeted are in high speed computer vision (i.e. more than 100 images per sec...
100
click to vote
IPPS
2010
IEEE
14 years 7 months ago
2010
IEEE
Multi-pattern string matching remains a major performance bottleneck in network intrusion detection and anti-virus systems for high-speed deep packet inspection (DPI). Although Aho...