Sciweavers

821 search results - page 44 / 165
» Time Dependent Processing in a Parallel Pipeline Architectur...
Sort
View
JSW
2007
151views more  JSW 2007»
14 years 9 months ago
Architecture Potential Analysis: A Closer Look inside Architecture Evaluation
— The share of software in embedded systems has been growing permanently in the recent years. Thus, software architecture as well as its evaluation have become important parts of...
Bastian Florentz, Michaela Huhn
IPPS
2002
IEEE
15 years 2 months ago
Variable Partitioning and Scheduling of Multiple Memory Architectures for DSP
Multiple memory module architecture enjoys higher memory access bandwidth and thus higher performance. Two key problems in gaining high performance in this kind of architecture ar...
Qingfeng Zhuge, Bin Xiao, Edwin Hsing-Mean Sha
IPPS
1999
IEEE
15 years 2 months ago
Non-Preemptive Scheduling of Real-Time Threads on Multi-Level-Context Architectures
The rapid progress in high-performance microprocessor design has made it di cult to adapt real-time scheduling results to new models of microprocessor hardware, thus leaving an un...
Jan Jonsson, Henrik Lönn, Kang G. Shin
SC
1991
ACM
15 years 1 months ago
A method of vector processing for shared symbolic data
Kanada, Y., A method of vector processing for shared symbolic data, Parallel Computing, X (1993) XXX-XXX. Conventional processing techniques for pipelined vector processors such a...
Yasusi Kanada
MICRO
1998
IEEE
108views Hardware» more  MICRO 1998»
15 years 2 months ago
Exploiting Instruction Level Parallelism in Geometry Processing for Three Dimensional Graphics Applications
Three dimensional (3D) graphics applications have become very important workloads running on today's computer systems. A cost-effective graphics solution is to perform geomet...
Chia-Lin Yang, Barton Sano, Alvin R. Lebeck