Sciweavers

821 search results - page 45 / 165
» Time Dependent Processing in a Parallel Pipeline Architectur...
Sort
View
DSN
2002
IEEE
15 years 2 months ago
A Portable and Fault-Tolerant Microprocessor Based on the SPARC V8 Architecture
The architecture and implementation of the LEON-FT processor is presented. LEON-FT is a fault-tolerant 32-bit processor based on the SPARC V8 instruction set. The processors toler...
Jiri Gaisler
MICRO
1997
IEEE
108views Hardware» more  MICRO 1997»
15 years 2 months ago
Improving the Accuracy and Performance of Memory Communication Through Renaming
As processors continue to exploit more instruction level parallelism, a greater demand is placed on reducing the e ects of memory access latency. In this paper, we introduce a nov...
Gary S. Tyson, Todd M. Austin
PDPTA
2010
14 years 7 months ago
A Novel Computation-to-core Mapping Scheme for Robust Facet Image Modeling on GPUs
Though the GPGPU concept is well-known in image processing, much more work remains to be done to fully exploit GPUs as an alternative computation engine. The difficulty is not refo...
Seung In Park, Yong Cao, Layne T. Watson
COMPSAC
2008
IEEE
15 years 4 months ago
Parallel Table Lookup for Next Generation Internet
The rapid growth of Internet population leads to the shortage of IP addresses. The next generation IP protocol, IPv6, which extends the IP address length from 32 bits to 128 bits,...
Li-Che Hung, Yaw-Chung Chen
JCM
2008
118views more  JCM 2008»
14 years 9 months ago
New Receiver Architecture Based on Optical Parallel Interference Cancellation for the Optical CDMA
Optical Code Division Multiple Access (OCDMA) is considered as the strongest candidates for the future high speed optical networks due to the large bandwidth offered by the system,...
N. Elfadel, A. A. Aziz, E. Idriss, A. Mohammed, N....