Sciweavers

821 search results - page 57 / 165
» Time Dependent Processing in a Parallel Pipeline Architectur...
Sort
View
GPC
2007
Springer
15 years 4 months ago
Server-Side Parallel Data Reduction and Analysis
Abstract. Geoscience analysis is currently limited by cumbersome access and manipulation of large datasets from remote sources. Due to their data-heavy and compute-light nature, th...
Daniel L. Wang, Charles S. Zender, Stephen F. Jenk...
DATE
2007
IEEE
114views Hardware» more  DATE 2007»
15 years 4 months ago
Mapping the physical layer of radio standards to multiprocessor architectures
We are concerned with the software implementation of baseband processing for the physical layer of radio standards (“Software Defined Radio - SDR”). Given the constraints for ...
Cyprian Grassmann, Mathias Richter, Mirko Sauerman...
IPPS
2006
IEEE
15 years 3 months ago
A study of the on-chip interconnection network for the IBM Cyclops64 multi-core architecture
The designs of high-performance processor architectures are moving toward the integration of a large number of multiple processing cores on a single chip. The IBM Cyclops-64 (C64)...
Yingping Zhang, Taikyeong Jeong, Fei Chen, Haiping...
ICDE
2010
IEEE
224views Database» more  ICDE 2010»
14 years 10 months ago
Partitioning real-time ETL workflows
—Many organizations are aiming to move away from traditional batch processing ETL to real-time ETL (RT-ETL). This move is motivated by a need to analyze and take decisions on as ...
Alkis Simitsis, Chetan Gupta, Song Wang, Umeshwar ...
BIRTHDAY
2012
Springer
13 years 5 months ago
The Logical Execution Time Paradigm
Embedded systems must interact with their real-time environment in a timely and dependable fashion. Most embeddedsystems architectures and design processes consider “nonfunction...
Christoph M. Kirsch, Ana Sokolova