Sciweavers

821 search results - page 74 / 165
» Time Dependent Processing in a Parallel Pipeline Architectur...
Sort
View
EUSFLAT
2009
188views Fuzzy Logic» more  EUSFLAT 2009»
14 years 7 months ago
Fuzzy Logic-Based Image Processing Using Graphics Processor Units
Abstract This paper introduces a parallelization of fuzzy logicbased image processing using Graphics Processor Units (GPUs). Using an NVIDIA 8800 Ultra, a 126 time speed improvemen...
Robert H. Luke III, Derek Anderson, James M. Kelle...
ASPLOS
2004
ACM
15 years 3 months ago
Compiler orchestrated prefetching via speculation and predication
This paper introduces a compiler-orchestrated prefetching system as a unified framework geared toward ameliorating the gap between processing speeds and memory access latencies. ...
Rodric M. Rabbah, Hariharan Sandanagobalane, Mongk...
DAC
2007
ACM
15 years 11 months ago
Program Mapping onto Network Processors by Recursive Bipartitioning and Refining
Mapping packet processing applications onto embedded network processors (NP) is a challenging task due to the unique constraints of NP systems and the characteristics of network a...
Jia Yu, Jingnan Yao, Jun Yang 0002, Laxmi N. Bhuya...
IPPS
2010
IEEE
14 years 7 months ago
Performance modeling of heterogeneous systems
Predicting how well applications may run on modern systems is becoming increasingly challenging. It is no longer sufficient to look at number of floating point operations and commu...
Jan Christian Meyer, Anne C. Elster
IPPS
2005
IEEE
15 years 3 months ago
A Compiler Method for Memory-Conscious Mapping of Applications on Coarse-Grained Reconfigurable Architectures
This paper presents a compiler methodology for memoryaware mapping on 2-Dimensional coarse-grained reconfigurable architectures that aims in improving the mapped applications’ p...
Grigoris Dimitroulakos, Michalis D. Galanis, Costa...