Sciweavers

821 search results - page 98 / 165
» Time Dependent Processing in a Parallel Pipeline Architectur...
Sort
View
ISORC
2009
IEEE
15 years 4 months ago
Adding Timing-Awareness to AUTOSAR Basic-Software -- A Component Based Approach
AUTOSAR as specified in its current version fosters timing-constraints at application level to support the development of real-time automotive applications. However, the standard...
Dietmar Schreiner, Markus Schordan, Jens Knoop
DATE
2009
IEEE
122views Hardware» more  DATE 2009»
15 years 4 months ago
Model-based synthesis and optimization of static multi-rate image processing algorithms
Abstract—High computational effort in modern image processing applications like medical imaging or high-resolution video processing often demands for massively parallel special p...
Joachim Keinert, Hritam Dutta, Frank Hannig, Chris...
CCS
2011
ACM
13 years 10 months ago
MIDeA: a multi-parallel intrusion detection architecture
Network intrusion detection systems are faced with the challenge of identifying diverse attacks, in extremely high speed networks. For this reason, they must operate at multi-Giga...
Giorgos Vasiliadis, Michalis Polychronakis, Sotiri...
ICDCSW
2006
IEEE
15 years 4 months ago
Decentralized Electronic Mail
Abstract— E-mail is one of the most popular Internet applications. Unfortunately, the server-centric architecture of today’s commercial solutions inherently limits availability...
Sivan Bercovici, Idit Keidar, Ayellet Tal
ARVLSI
1997
IEEE
151views VLSI» more  ARVLSI 1997»
15 years 1 months ago
The Hierarchical Multi-Bank DRAM: A High-Performance Architecture for Memory Integrated with Processors
A microprocessor integrated with DRAM on the same die has the potential to improve system performance by reducing the memory latency and improving the memory bandwidth. However, a...
Tadaaki Yamauchi, Lance Hammond, Kunle Olukotun