Sciweavers

658 search results - page 19 / 66
» Time Management in the DoD High Level Architecture
Sort
View
127 views 99 votes 15 years 7 months ago  ICC 2007»
— This paper introduces a hardware architecture for high speed network processors, focusing on support for Quality of Service in IPSec-dedicated systems. The effort is aimed at d...
229 views 141 votes 14 years 11 months ago  HIPC 2009»
Stream computing research is moving from terascale to petascale levels. It aims to rapidly analyze data as it streams in from many sources and make decisions with high speed and a...
91 views 86 votes 15 years 1 months ago  CONCURRENCY 2004»
Distributed simulation applications often rely on middleware to provide services to support their execution over distributed computing environments. Such middleware spans many lev...
100 views 125 votes 14 years 5 months ago  ICASSP 2011»
In this paper, based on the proposed parallelization scheme of binary arithmetic decoding, a parallel AVC/H.264 context-based adaptive binary arithmetic coding (CABAC) decoder wit...
110 views 125 votes 15 years 7 months ago  IEEESCC 2005»
The emerging paradigms of service oriented architectures and utility-based computing have the potential to greatly reduce the cost of data management. Data management service prov...
191 views 126 votes 15 years 5 months ago  BPM 2000»
In this article a general business process architecture is presented, which is based on the Architecture of Integrated Information Systems (ARIS) and which is composed of the four ...
127 views 105 votes 15 years 2 months ago  USENIX 1993»
Robotic storage devices offer huge storage capacity at a low cost per byte, but with large access times. Integrating these devices into the storage hierarchy presents a challenge ...
111 views 95 votes 15 years 1 months ago  MJ 2008»
This report is a brief review of the recent work on architectures for the prospective hybrid CMOS/nanowire/ nanodevice ("CMOL") circuits including digital memories, reco...
135 views 97 votes 15 years 10 months ago  ICCD 2004»
In Deep Sub-Micron (DSM) technologies, interconnects play a crucial role in the correct functionality and largely impact the performance of complex System-on-Chip (SoC) designs. F...
214 views 149 votes 15 years 5 months ago  RT 2001»
This paper presents a technique for representing and displaying high dynamic-range texture maps (HDRTMs) using current graphics hardware. Dynamic range in real-world environments o...