Sciweavers

658 search results - page 33 / 66
» Time Management in the DoD High Level Architecture
Sort
View
192 views 120 votes 15 years 7 months ago  VLSID 2006»
This tutorial focuses on advanced techniques to cope with the complexity of designing modern digital chips which are complete systems often containing multiple processors, complex...
183 views 122 votes 15 years 7 months ago  VLSID 2006»
This tutorial present the key aspects of design challenges and its solutions that are being experienced in VLSI design in the era of nano technology. The focus will be on design c...
146 views 145 votes 15 years 5 months ago  INTEROP 1999»
Application systems in the earth observation area can be characterised as distributed, platform-inhomogeneous, complex, and cost intensive information systems. In order to manage t...
173 views 155 votes 15 years 5 months ago  DELTA 2006»
This paper describes the concept, architecture, development and demonstration of a real time, high performance, software defined 4-receiver system and a space time decoder to be i...
147 views 119 votes 15 years 7 months ago  CODES 2006»
Process variability has a detrimental impact on the performance of memories and other system components, which can lead to parametric yield loss at the system level due to timing ...
158 views 117 votes 15 years 6 months ago  ITC 2003»
Test model generation is crucial in the test generation process of a high-performance design targeted for large volume production. A key process in test model generation requires ...
208 views 110 votes 15 years 8 months ago  IPPS 2009»
In this paper we discuss our initial experiences adapting OpenMP to enable it to serve as a programming model for high performance embedded systems. A high-level programming model...
140 views 119 votes 15 years 5 months ago  ASYNC 1997»
Abstract-This paper describes the design and verification of a high-performance asynchronous differential equation solver benchmark circuit. The design has low control overhead whi...
119 views 93 votes 15 years 8 months ago  ICPP 2009»
—This paper reports a study of mapping the Finite Difference Time Domain (FDTD) application to the IBM Cyclops64 (C64) many-core chip architecture [1]. C64 is chosen for this stu...
289 views 160 votes 14 years 8 months ago  ISCI 2011»
It is well known that software maintenance and evolution are expensive activities, both in terms of invested time and money. Reverse engineering activities support the obtainment ...