Sciweavers

658 search results - page 46 / 132
» Time Management in the DoD High Level Architecture
Sort
View
PE
2008
Springer
173views Optimization» more  PE 2008»
14 years 9 months ago
Improving fairness in a WRED-based DiffServ network: A fluid-flow approach
The DiffServ architecture has been proposed as a scalable approach for upgrading the Internet, adding service differentiation functionalities. However, several aspects of this arc...
Mario Barbera, Alfio Lombardo, Giovanni Schembra, ...
VLSID
2008
IEEE
150views VLSI» more  VLSID 2008»
15 years 10 months ago
PTSMT: A Tool for Cross-Level Power, Performance, and Thermal Exploration of SMT Processors
Simultaneous Multi-Threading (SMT) processors are becoming popular because they exploit both instruction-level and threadlevel parallelism by issuing instructions from different t...
Deepa Kannan, Aseem Gupta, Aviral Shrivastava, Nik...
87
Voted
SCCC
1999
IEEE
15 years 2 months ago
Using Computational Reflection in Optimistic Distributed Simulations
The recent studies in the distributed simulation area are focused in the High Level Architecture, defined by the DoD/USA, which proposes a standard environment to develop and run ...
Fernando Vardânega, Carlos Maziero
BERTINORO
2005
Springer
15 years 3 months ago
On the Use of Online Analytic Performance Models, in Self-Managing and Self-Organizing Computer Systems
Current computing environments are becoming increasingly complex in nature and exhibit unpredictable workloads. These environments create challenges to the design of systems that c...
Daniel A. Menascé, Mohamed N. Bennani, Hong...
LSSC
2005
Springer
15 years 3 months ago
Systolic Architecture for Adaptive Censoring CFAR PI Detector
A new parallel algorithm for signal processing and a parallel systolic architecture of a robust constant false alarm rate (CFAR) processor with post-detection integration and adap...
Ivan Garvanov, Christo A. Kabakchiev, Plamen Daska...