Sciweavers

658 search results - page 50 / 132
» Time Management in the DoD High Level Architecture
Sort
View
ISCA
2011
IEEE
287views Hardware» more  ISCA 2011»
14 years 1 months ago
Scalable power control for many-core architectures running multi-threaded applications
Optimizing the performance of a multi-core microprocessor within a power budget has recently received a lot of attention. However, most existing solutions are centralized and cann...
Kai Ma, Xue Li, Ming Chen, Xiaorui Wang
SIGSOFT
2008
ACM
15 years 10 months ago
On exceptions and the software development life cycle
ion that the system under development is looked at. We outline a mapping relating exceptions at a high level action to exceptions and other software artifacts at vels of abstractio...
Jörg Kienzle
BPM
2007
Springer
148views Business» more  BPM 2007»
15 years 3 months ago
Requirements-Driven Design and Configuration Management of Business Processes
The success of a business process (BP) depends on whether it meets its business goal as well as non-functional requirements associated with it. BP specifications frequently need to...
Alexei Lapouchnian, Yijun Yu, John Mylopoulos
CONCURRENCY
2002
112views more  CONCURRENCY 2002»
14 years 9 months ago
The Virtual Service Grid: an architecture for delivering high-end network services
This paper presents the design of a novel system architecture, Virtual Service Grid (VSG), for delivering high performance network services. The VSG is based on the concept of the...
Jon B. Weissman, Byoung-Dai Lee
VLSID
2004
IEEE
107views VLSI» more  VLSID 2004»
15 years 10 months ago
Performance Analysis of Inter Cluster Communication Methods in VLIW Architecture
With increasing demands for high performance by embedded systems, especially by digital signal processing applications, embedded processors must increase available instruction lev...
Sourabh Saluja, Anshul Kumar