Sciweavers

658 search results - page 83 / 132
» Time Management in the DoD High Level Architecture
Sort
View
COOPIS
1999
IEEE
15 years 2 months ago
Selectively Materializing Data in Mediators by Analyzing User Queries
There is currently great interest in building information mediators that can integrate informationfrom multipledata sources such as databases or Web sources. The query response ti...
Naveen Ashish, Craig A. Knoblock, Cyrus Shahabi
HPCA
2012
IEEE
13 years 5 months ago
Improving write operations in MLC phase change memory
Phase change memory (PCM) recently has emerged as a promising technology to meet the fast growing demand for large capacity memory in modern computer systems. In particular, multi...
Lei Jiang, Bo Zhao, Youtao Zhang, Jun Yang 0002, B...
GLVLSI
2007
IEEE
211views VLSI» more  GLVLSI 2007»
15 years 4 months ago
Multi-processor operating system emulation framework with thermal feedback for systems-on-chip
Multi-Processor System-On-Chip (MPSoC) can provide the performance levels required by high-end embedded applications. However, they do so at the price of an increasing power densi...
Salvatore Carta, Andrea Acquaviva, Pablo Garcia De...
ISLPED
2004
ACM
157views Hardware» more  ISLPED 2004»
15 years 3 months ago
4T-decay sensors: a new class of small, fast, robust, and low-power, temperature/leakage sensors
We present a novel temperature/leakage sensor, developed for high-speed, low-power, monitoring of processors and complex VLSI chips. The innovative idea is the use of 4T SRAM cell...
Stefanos Kaxiras, Polychronis Xekalakis
ISCA
2002
IEEE
91views Hardware» more  ISCA 2002»
15 years 2 months ago
Slack: Maximizing Performance Under Technological Constraints
Many emerging processor microarchitectures seek to manage technological constraints (e.g., wire delay, power, and circuit complexity) by resorting to nonuniform designs that provi...
Brian A. Fields, Rastislav Bodík, Mark D. H...