658 search results - page 95 / 132 » Time Management in the DoD High Level Architecture |
136
click to vote
PPOPP
2005
ACM
15 years 7 months ago
2005
ACM
Disk subsystem is known to be a major contributor to overall power consumption of high-end parallel systems. Past research proposed several architectural level techniques to reduc...
101
click to vote
IEEEARES
2006
IEEE
15 years 8 months ago
2006
IEEE
There is an increasing demand for highly reliable systems in the safety conscious climate of today’s world. When a fault does occur there are two desirable outcomes. Firstly, de...
115
click to vote
BIS
2009
15 years 3 months ago
2009
Abstract. In current dynamic business environment, it has been argued that certain characteristics of ad-hocism in business processes are desirable. Such business processes typical...
112
click to vote
DAC
2006
ACM
16 years 2 months ago
2006
ACM
We address the problem of estimating controller delay from high-level specifications during behavioral synthesis. Typically, the critical path of a synthesised behavioral design g...
112
click to vote
ICCD
2005
IEEE
15 years 11 months ago
2005
IEEE
FPGAs (Field-Programmable Gate Arrays) are often used as coprocessors to boost the performance of dataintensive applications [1, 2]. However, mapping algorithms onto multimillion-...