Sciweavers

2450 search results - page 187 / 490
» Time Mapping with Hypergraphs
Sort
View
SIBGRAPI
2007
IEEE
15 years 9 months ago
Geometry Textures
In highly tessellated models, triangles are very small compared to the entire object, representing at the same time its macro- and mesostructures. The main idea in this work is to...
Rodrigo de Toledo, Bin Wang, Bruno Lévy
90
Voted
FCCM
2005
IEEE
96views VLSI» more  FCCM 2005»
15 years 9 months ago
FPGA-Based CDMA Switch for Networks-on-Chip
This paper presents timing and area results for an FPGA implementation of a CDMA-based switch for networkson-chip. The design was mapped onto the Xilinx Virtex4 XC4VLX200 device u...
Daewook Kim, Manho Kim, Gerald E. Sobelman
104
Voted
DATE
2004
IEEE
125views Hardware» more  DATE 2004»
15 years 7 months ago
Fast Comparisons of Circuit Implementations
Abstract-- Digital designs can be mapped to different implementations using diverse approaches, with varying cost criteria. Post-processing transforms, such as transistor sizing ca...
Shrirang K. Karandikar, Sachin S. Sapatnekar
141
Voted
DATESO
2009
114views Database» more  DATESO 2009»
15 years 1 months ago
Speeding Up Shortest Path Search in Public Transport Networks
Abstract. The searching for the shortest path in public transport networks can take more time than is acceptable for given situation. We have therefore searched for methods that sp...
Vladislav Martinek, Michal Zemlicka
JMLR
2010
100views more  JMLR 2010»
14 years 10 months ago
Parametric Herding
A parametric version of herding is formulated. The nonlinear mapping between consecutive time slices is learned by a form of self-supervised training. The resulting dynamical syst...
Yutian Chen, Max Welling