Sciweavers

2450 search results - page 316 / 490
» Time Mapping with Hypergraphs
Sort
View
EDBTW
2010
Springer
15 years 8 months ago
Declarative scheduling in highly scalable systems
In modern architectures based on Web Services or Cloud Computing, a very large number of user requests arrive concurrently and has to be scheduled for execution constrained by cor...
Christian Tilgner
119
Voted
FPGA
2010
ACM
294views FPGA» more  FPGA 2010»
15 years 8 months ago
Axel: a heterogeneous cluster with FPGAs and GPUs
This paper describes a heterogeneous computer cluster called Axel. Axel contains a collection of nodes; each node can include multiple types of accelerators such as FPGAs (Field P...
Kuen Hung Tsoi, Wayne Luk
136
Voted
CODES
2002
IEEE
15 years 8 months ago
Communication speed selection for embedded systems with networked voltage-scalable processors
High-speed serial network interfaces are gaining wide use in connecting multiple processors and peripherals in modern embedded systems, thanks to their size advantage and power ef...
Jinfeng Liu, Pai H. Chou, Nader Bagherzadeh
117
Voted
ASWEC
2000
IEEE
15 years 8 months ago
ReVis: Reverse Engineering by Clustering and Visual Object Classification
This paper presents the framework of a scale-oriented scheme for the presentation and classification of reverse engineered sections of procedural code into objects. The aim is to ...
Aaron J. Quigley, Margot Postema, Heinz W. Schmidt
141
Voted
SIGCSE
1999
ACM
193views Education» more  SIGCSE 1999»
15 years 7 months ago
Cache conscious programming in undergraduate computer science
The wide-spread use of microprocessor based systems that utilize cache memory to alleviate excessively long DRAM access times introduces a new dimension in the quest to obtain goo...
Alvin R. Lebeck