Sciweavers

2450 search results - page 330 / 490
» Time Mapping with Hypergraphs
Sort
View
ASPDAC
2009
ACM
115views Hardware» more  ASPDAC 2009»
15 years 10 months ago
Incremental and on-demand random walk for iterative power distribution network analysis
— Power distribution networks (PDNs) are designed and analyzed iteratively. Random walk is among the most efficient methods for PDN analysis. We develop in this paper an increme...
Yiyu Shi, Wei Yao, Jinjun Xiong, Lei He
125
Voted
CODES
2007
IEEE
15 years 9 months ago
Scheduling and voltage scaling for energy/reliability trade-offs in fault-tolerant time-triggered embedded systems
In this paper we present an approach to the scheduling and voltage scaling of low-power fault-tolerant hard real-time applications mapped on distributed heterogeneous embedded sys...
Paul Pop, Kåre Harbo Poulsen, Viacheslav Izo...
125
Voted
RTAS
2006
IEEE
15 years 9 months ago
Memory Footprint Reduction with Quasi-Static Shared Libraries in MMU-less Embedded Systems
Despite a rapid decrease in the price of solid state memory devices, system memory is still a very precious resource in embedded systems. The use of shared libraries is known to b...
Jaesoo Lee, Jiyong Park, Seongsoo Hong
149
Voted
IPMI
2005
Springer
15 years 9 months ago
Transitive Inverse-Consistent Manifold Registration
Abstract. This paper presents a new registration method called Transitive InverseConsistent Manifold Registration (TICMR). The TICMR method jointly estimates correspondence maps be...
Xiujuan Geng, Dinesh Kumar, Gary E. Christensen
121
Voted
GLVLSI
2003
IEEE
130views VLSI» more  GLVLSI 2003»
15 years 8 months ago
Zero overhead watermarking technique for FPGA designs
FPGAs, because of their re-programmability, are becoming very popular for creating and exchanging VLSI intellectual properties (IPs) in the reuse-based design paradigm. Existing w...
Adarsh K. Jain, Lin Yuan, Pushkin R. Pari, Gang Qu