Sciweavers

518 search results - page 87 / 104
» Time Window Temporal Logic
Sort
View
IADIS
2004
15 years 23 days ago
A Framework for Symbolic Distributed Computer-Aided Design over the Internet
Economical globalization and outsourcing have inspired the surge of research in distributed computer-aided design. This paper presents a framework for Internet-based symbolic dist...
Yingcai Xiao, Shivakumar Kubendrachari
CF
2005
ACM
15 years 1 months ago
An efficient wakeup design for energy reduction in high-performance superscalar processors
In modern superscalar processors, the complex instruction scheduler could form the critical path of the pipeline stages and limit the clock cycle time. In addition, complex schedu...
Kuo-Su Hsiao, Chung-Ho Chen
DSN
2008
IEEE
15 years 5 months ago
A characterization of instruction-level error derating and its implications for error detection
In this work, we characterize a significant source of software derating that we call instruction-level derating. Instruction-level derating encompasses the mechanisms by which co...
Jeffrey J. Cook, Craig B. Zilles
ISCC
2007
IEEE
104views Communications» more  ISCC 2007»
15 years 5 months ago
Chronicle Recognition for Mobility Management Triggers
An optimally working mobile system requires tight cooperation and an information stream that flows impeccably between its components. This, however, is not the current state of t...
Christophe Dousson, Kostas Pentikousis, Tiia Sutin...
ICMCS
2006
IEEE
142views Multimedia» more  ICMCS 2006»
15 years 5 months ago
Complexity Analysis of H.264 Decoder for FPGA Design
— A major challenge in the design of any real time system is the proper selection of implementation and platform alternatives. In this paper, a suitable FPGA-based design of the ...
Tuomas Lindroth, Nastooh Avessta, Jukka Teuhola, T...