Sciweavers

70 search results - page 1 / 14
» Time-Energy Design Space Exploration for Multi-Layer Memory ...
Sort
View
DATE
2004
IEEE
105views Hardware» more  DATE 2004»
13 years 10 months ago
Time-Energy Design Space Exploration for Multi-Layer Memory Architectures
This paper presents an exploration algorithm which examines execution time and energy consumption of a given application, while considering a parameterized memory architecture. Th...
Radoslaw Szymanek, Francky Catthoor, Krzysztof Kuc...
ESTIMEDIA
2004
Springer
13 years 11 months ago
Data assignment and access scheduling exploration for multi-layer memory architectures
Abstract— This paper presents an exploration framework which performs data assignment and access scheduling exploration for applications given a multilayer memory architecture. O...
Radoslaw Szymanek, Francky Catthoor, Krzysztof Kuc...
NAS
2010
IEEE
13 years 4 months ago
Design Space Exploration for Memory Subsystems of VLIW Architectures
Thorsten Jungeblut, Gregor Sievers, Mario Porrmann...
TPDS
2008
89views more  TPDS 2008»
13 years 6 months ago
Power/Performance/Thermal Design-Space Exploration for Multicore Architectures
Multicore architectures have been ruling the recent microprocessor design trend. This is due to different reasons: better performance, thread-level parallelism bounds in modern app...
Matteo Monchiero, Ramon Canal, Antonio Gonzá...
IPPS
2006
IEEE
14 years 7 days ago
Exploring the design space of an optimized compiler approach for mesh-like coarse-grained reconfigurable architectures
In this paper we study the performance improvements and trade-offs derived from an optimized mapping approach applied on a parametric coarse grained reconfigurable array architect...
Grigoris Dimitroulakos, Michalis D. Galanis, Const...