411 search results - page 71 / 83 » Timed Alternating-Time Temporal Logic |
122
click to vote
ICMCS
2006
IEEE
15 years 9 months ago
2006
IEEE
— A major challenge in the design of any real time system is the proper selection of implementation and platform alternatives. In this paper, a suitable FPGA-based design of the ...
123
Voted
FSKD
2005
Springer
15 years 9 months ago
2005
Springer
The prediction of epileptic seizures is a very attractive issue for all patients suffering from epilepsy in EEG (electroencephalograph) signals. It can assist to develop an interve...
147
Voted
HASE
1999
IEEE
15 years 8 months ago
1999
IEEE
Statechart Diagrams provide a graphical notation for describing dynamic aspects of system behaviour within the Unified Modeling Language (UML). In this paper we present a branchin...
137
Voted
ASPDAC
2007
ACM
15 years 7 months ago
2007
ACM
This paper presents a Boolean based symbolic model checking algorithm for the verification of analog/mixedsignal (AMS) circuits. The systems are modeled in VHDL-AMS, a hardware des...
136
Voted
CONCUR
2000
Springer
15 years 7 months ago
2000
Springer
Unfoldings are a technique for verification of concurrent and distributed systems introduced by McMillan. The method constructs a finite complete prefix, which can be seen as a sym...