Sciweavers

11328 search results - page 2109 / 2266
» Timed Branching Processes
Sort
View
ICCD
2008
IEEE
221views Hardware» more  ICCD 2008»
16 years 10 days ago
Reversi: Post-silicon validation system for modern microprocessors
— Verification remains an integral and crucial phase of today’s microprocessor design and manufacturing process. Unfortunately, with soaring design complexities and decreasing...
Ilya Wagner, Valeria Bertacco
83
Voted
ICCAD
2006
IEEE
122views Hardware» more  ICCAD 2006»
16 years 9 days ago
Fill for shallow trench isolation CMP
Shallow trench isolation (STI) is the mainstream CMOS isolation technology. It uses chemical mechanical planarization (CMP) to remove excess of deposited oxide and attain a planar...
Andrew B. Kahng, Puneet Sharma, Alexander Zelikovs...
ICCAD
2006
IEEE
123views Hardware» more  ICCAD 2006»
16 years 9 days ago
A revisit to floorplan optimization by Lagrangian relaxation
With the advent of deep sub-micron (DSM) era, floorplanning has become increasingly important in physical design process. In this paper we clarify a misunderstanding in using Lag...
Chuan Lin, Hai Zhou, Chris C. N. Chu
131
Voted
ICCAD
2006
IEEE
131views Hardware» more  ICCAD 2006»
16 years 9 days ago
High-level synthesis challenges and solutions for a dynamically reconfigurable processor
A dynamically reconfigurable processor (DRP) is designed to achieve high area efficiency by switching reconfigurable data paths dynamically. Our DRP architecture has a stand alone...
Takao Toi, Noritsugu Nakamura, Yoshinosuke Kato, T...
159
Voted
ICCAD
2003
IEEE
221views Hardware» more  ICCAD 2003»
16 years 9 days ago
Combined Dynamic Voltage Scaling and Adaptive Body Biasing for Heterogeneous Distributed Real-time Embedded Systems
Abstract— Dynamic voltage scaling (DVS) is a powerful technique for reducing dynamic power consumption in a computing system. However, as technology feature size continues to sca...
Le Yan, Jiong Luo, Niraj K. Jha
« Prev « First page 2109 / 2266 Last » Next »