Sciweavers

4306 search results - page 363 / 862
» Timed Testing with TorX
Sort
View
132
Voted
VTS
2000
IEEE
126views Hardware» more  VTS 2000»
15 years 7 months ago
Static Compaction Techniques to Control Scan Vector Power Dissipation
Excessive switching activity during scan testing can cause average power dissipation and peak power during test to be much higher than during normal operation. This can cause prob...
Ranganathan Sankaralingam, Rama Rao Oruganti, Nur ...
HAPTICS
2010
IEEE
15 years 7 months ago
Haptic/VR Assessment Tool for Fine Motor Control
Abstract. The Nine Hole Peg Test (NHPT) is routinely used in clinical environments to evaluate a patient's fine hand control. A physician measures the total time required to i...
Christophe Emery, Evren Samur, Olivier Lambercy, H...
90
Voted
DATE
2008
IEEE
66views Hardware» more  DATE 2008»
15 years 10 months ago
Wrapper and TAM Co-Optimization for Reuse of SoC Functional Interconnects
This paper presents a wrapper and TAM co-optimization method for reuse of SoC functional interconnects to minimize test time under area constraint. The proposed method consists of...
Tomokazu Yoneda, Hideo Fujiwara
100
Voted
AUSAI
2005
Springer
15 years 9 months ago
A Multi-exchange Heuristic for a Production Location Problem
In this work, we develop a multi-exchange heuristic based on an estimation improvement graph embedded in a simulated annealing to solve a problem arising in plant location planning...
Yunsong Guo, Yanzhi Li, Andrew Lim, Brian Rodrigue...
DFT
2000
IEEE
104views VLSI» more  DFT 2000»
15 years 8 months ago
How Does Resource Utilization Affect Fault Tolerance?
Many fault-tolerant architectures are based on the single-fault assumption, hence accumulation of dormant faults represents a potential reliability hazard. Based on the example of...
Andreas Steininger, Christoph Scherrer