Sciweavers

4306 search results - page 420 / 862
» Timed Testing with TorX
Sort
View
131
Voted
ROBOCUP
1999
Springer
115views Robotics» more  ROBOCUP 1999»
15 years 8 months ago
UBU Team
The underlying research topics and the architecture of the UBU team are briefly described. The aim of developing UBU is to subject a series of tools and procedures for agent decis...
Johan Kummeneje, David Lybäck, Håkan L....
139
Voted
VLSID
1998
IEEE
116views VLSI» more  VLSID 1998»
15 years 8 months ago
Synthesis of Testable RTL Designs
With several commercial tools becoming available, the high-level synthesis of applicationspeci c integrated circuits is nding wide spread acceptance in VLSI industry today. Existi...
C. P. Ravikumar, Sumit Gupta, Akshay Jajoo
150
Voted
PLDI
1994
ACM
15 years 7 months ago
Memory Access Coalescing: A technique for Eliminating Redundant memory Accesses
As microprocessor speeds increase, memory bandwidth is increasing y the performance bottleneck for microprocessors. This has occurred because innovation and technological improvem...
Jack W. Davidson, Sanjay Jinturkar
141
Voted
AMOST
2007
ACM
15 years 7 months ago
Using LTL rewriting to improve the performance of model-checker based test-case generation
Model-checkers have recently been suggested for automated software test-case generation. Several works have presented methods that create efficient test-suites using model-checker...
Gordon Fraser, Franz Wotawa
145
Voted
EATIS
2007
ACM
15 years 7 months ago
Exhaustif: a fault injection tool for distributed heterogeneous embedded systems
This paper presents a new fault injection tool called Exhaustif (Exhaustive Workbench for Systems Reliability). Exhaustif is a SWIFI fault injection tool for fault tolerance verif...
Antonio Dasilva, José-Fernán Mart&ia...