395 search results - page 37 / 79 » Timed circuits: a new paradigm for high-speed design |
SIGGRAPH
1998
ACM
15 years 6 months ago
1998
ACM
It has become increasingly difficult to drive a modern highperformance graphics accelerator at full speed with a serial immediate-mode graphics interface. To resolve this problem,...
121
click to vote
BMCBI
2008
15 years 2 months ago
2008
Background: Microarray analysis allows the simultaneous measurement of thousands to millions of genes or sequences across tens to thousands of different samples. The analysis of t...
114
click to vote
ICCAD
2003
IEEE
15 years 11 months ago
2003
IEEE
The recent past has seen a tremendous increase in the size of design circuits that can be implemented in a single FPGA. These large design sizes significantly impact cycle time du...
105
click to vote
ISQED
2009
IEEE
15 years 8 months ago
2009
IEEE
- Designing a power-gating structure with high performance in the active mode and low leakage and short wakeup time during standby mode is an important and challenging task. This p...
114
click to vote
DAC
2005
ACM
15 years 3 months ago
2005
ACM
This paper presents a novel placement algorithm for timing optimization based on a new and powerful concept, which we term differential timing analysis. Recognizing that accurate ...