395 search results - page 56 / 79 » Timed circuits: a new paradigm for high-speed design |
125
click to vote
DAC
2008
ACM
16 years 2 months ago
2008
ACM
A fundamental problem in timing-driven physical synthesis is the reduction of critical paths in a design. In this work, we propose a powerful new technique that moves (and can als...
101
click to vote
ASPDAC
2007
ACM
15 years 6 months ago
2007
ACM
In a realistic design flow, circuit and system optimizations must interact with physical aspects of the design. For example, improvements in timing and power may require replacing ...
111
click to vote
DAC
2010
ACM
14 years 12 months ago
2010
ACM
The verification of large radio-frequency/millimeter-wave (RF/MM) integrated circuits (ICs) has regained attention for high-performance designs beyond 90nm and 60GHz. The traditio...
118
click to vote
DAC
2004
ACM
16 years 2 months ago
2004
ACM
Instances of the Boolean satisfiability problem (SAT) arise in many areas of circuit design and verification. These instances are typically constructed from some human-designed ar...
122
click to vote
VLSID
2004
IEEE
16 years 2 months ago
2004
IEEE
Abstract--In this paper, we present a new approach to calculate the steady state resistance values for CMOS library gates. These resistances are defined as simple equivalent models...