Sciweavers

395 search results - page 73 / 79
» Timed circuits: a new paradigm for high-speed design
Sort
View
ISPD
2012
ACM
283views Hardware» more  ISPD 2012»
13 years 9 months ago
Low-power gated bus synthesis for 3d ic via rectilinear shortest-path steiner graph
In this paper, we propose a new approach for gated bus synthesis [16] with minimum wire capacitance per transaction in three-dimensional (3D) ICs. The 3D IC technology connects di...
Chung-Kuan Cheng, Peng Du, Andrew B. Kahng, Shih-H...
ICCAD
2006
IEEE
103views Hardware» more  ICCAD 2006»
15 years 10 months ago
A statistical framework for post-silicon tuning through body bias clustering
Adaptive body biasing (ABB) is a powerful technique that allows post-silicon tuning of individual manufactured dies such that each die optimally meets the delay and power constrai...
Sarvesh H. Kulkarni, Dennis Sylvester, David Blaau...
123
Voted
VISUALIZATION
1997
IEEE
15 years 6 months ago
Dynamic smooth subdivision surfaces for data visualization
Recursive subdivision schemes have been extensively used in computer graphics and scientific visualization for modeling smooth surfaces of arbitrary topology. Recursive subdivisi...
Chhandomay Mandal, Hong Qin, Baba C. Vemuri
162
Voted
SIAMCOMP
2011
14 years 8 months ago
The Chow Parameters Problem
Abstract. In the 2nd Annual FOCS (1961), Chao-Kong Chow proved that every Boolean threshold function is uniquely determined by its degree-0 and degree-1 Fourier coefficients. These...
Ryan O'Donnell, Rocco A. Servedio
128
Voted
PPOPP
2009
ACM
16 years 2 months ago
An efficient transactional memory algorithm for computing minimum spanning forest of sparse graphs
Due to power wall, memory wall, and ILP wall, we are facing the end of ever increasing single-threaded performance. For this reason, multicore and manycore processors are arising ...
Seunghwa Kang, David A. Bader