Sciweavers

521 search results - page 21 / 105
» Timing Verification Using HDTV
Sort
View
ICONIP
2004
14 years 11 months ago
Signature Verification Using Static and Dynamic Features
Abstract. A signature verification algorithm based on static and dynamic features of online signature data is presented. Texture and topological features are the static features of...
Mayank Vatsa, Richa Singh, Pabitra Mitra, Afzel No...
ICISC
2004
147views Cryptology» more  ICISC 2004»
14 years 11 months ago
Batch Verifications with ID-Based Signatures
An identity (ID)-based signature scheme allows any pair of users to verify each other's signatures without exchanging public key certificates. With the advent of Bilinear maps...
HyoJin Yoon, Jung Hee Cheon, Yongdae Kim
DATE
2006
IEEE
117views Hardware» more  DATE 2006»
15 years 3 months ago
Formal verification of systemc designs using a petri-net based representation
This paper presents an effective approach to formally verify SystemC designs. The approach translates SystemC models into a Petri-Net based representation. The Petri-net model is ...
Daniel Karlsson, Petru Eles, Zebo Peng
IEICET
2006
114views more  IEICET 2006»
14 years 9 months ago
Synchronization Verification in System-Level Design with ILP Solvers
Concurrency is one of the most important issues in system-level design. Interleaving among parallel processes can cause an extremely large number of different behaviors, making de...
Thanyapat Sakunkonchak, Satoshi Komatsu, Masahiro ...
FMCAD
2000
Springer
15 years 1 months ago
Model Checking Synchronous Timing Diagrams
Abstract. Model checking is an automated approach to the formal verification of hardware and software. To allow model checking tools to be used by the hardware or software designer...
Nina Amla, E. Allen Emerson, Robert P. Kurshan, Ke...