435 search results - page 57 / 87 » Timing analysis of asynchronous circuits using timed automat... |
157
click to vote
TIM
2010
14 years 7 months ago
2010
In this paper, a novel low-power design technique is proposed to minimize the standby leakage power in nanoscale CMOS very large scale integration (VLSI) systems by generating the ...
118
Voted
FPGA
2004
ACM
15 years 5 months ago
2004
ACM
The cost functions used to evaluate logic synthesis transformations for FPGAs are far removed from the final speed and routability determined after placement, routing and timing a...
135
click to vote
CORR
2009
Springer
14 years 10 months ago
2009
Springer
Abstract. We apply Uppaal Tiga to automatically compute adaptive scheduling strategies for an industrial case study dealing with a state-of-the-art image processing pipeline of a p...
106
Voted
ICCAD
2003
IEEE
15 years 5 months ago
2003
IEEE
This paper presents several important enhancements to the recently published multilevel placement package mPL [12]. The improvements include (i) unconstrained quadratic relaxation...
119
click to vote
PAA
2008
15 years 12 days ago
2008
This paper presents a novel approach for online subspace learning based on an incremental version of the nonparametric discriminant analysis (NDA). For many real-world applications...