435 search results - page 58 / 87 » Timing analysis of asynchronous circuits using timed automat... |
125
click to vote
ISPD
1998
ACM
15 years 4 months ago
1998
ACM
As chip size and design density increase, coupling effects (crosstalk) between signal wires become increasingly critical to on–chip timing and even functionality. A method is pr...
91
Voted
ICCAD
2006
IEEE
15 years 9 months ago
2006
IEEE
Stalls, due to mis-matches in communication rates, are a major performance obstacle in pipelined circuits. If the rate of data production is faster than the rate of consumption, t...
82
Voted
IPPS
2006
IEEE
15 years 6 months ago
2006
IEEE
The prediction of protein 3D structure has become a hot research area in the post-genome era, through which people can understand a protein’s function in health and disease, exp...
DATE
2002
IEEE
15 years 5 months ago
2002
IEEE
In this paper we propose a new harmonic balance simulation methodology based on a linear-centric modeling approach. A linear circuit representation of the nonlinear devices and as...
ISCAS
2005
IEEE
15 years 6 months ago
2005
IEEE
— Accurate analysis of VLSI interconnects is essential to the performance-driven synthesis and layout of integrated circuits. Existing techniques are based on either simulation, ...