435 search results - page 67 / 87 » Timing analysis of asynchronous circuits using timed automat... |
133
click to vote
ADAEUROPE
2005
Springer
15 years 6 months ago
2005
Springer
This paper describes the methodology used to add nonintrusive system-level fault tolerance to an electronic throttle controller. The original model of the throttle controller is a...
RECONFIG
2008
IEEE
15 years 6 months ago
2008
IEEE
—We present algorithms for implementing large-scale regular expression matching (REM) on FPGA. Based on the proposed algorithms, we develop tools that first transform regular ex...
100
click to vote
ASPDAC
2005
ACM
15 years 2 months ago
2005
ACM
- This paper presents a novel approach for fast transient analysis of buffered hybrid structured clock networks. The new method applies structure reduction and relaxed hierarchical...
ICCAD
2001
IEEE
15 years 9 months ago
2001
IEEE
— Modern sub-micron VLSI designs include huge power grids that are required to distribute large amounts of current, at increasingly lower voltages. The resulting voltage drop on ...
88
Voted
ICCD
2005
IEEE
15 years 9 months ago
2005
IEEE
Consideration of pairs of transition in probabilistic simulation allows power estimation for digital circuits in which inertial delays can filter glitches [5]. However, the merit ...