188 search results - page 11 / 38 » Timing-driven optimization using lookahead logic circuits |
108
click to vote
FPGA
2007
ACM
15 years 5 months ago
2007
ACM
Power consumption in field programmable gate arrays (FPGAs) has become an important issue as the FPGA market has grown to include mobile platforms. In this work we present a power...
109
click to vote
CSREAESA
2004
15 years 1 months ago
2004
: In this paper we focus on the reduction of switching activity in combinational logic circuits. An algorithmic approach using k-map has been proposed which modifies the normal opt...
116
click to vote
TCAD
2008
14 years 11 months ago
2008
The relatively poor scaling of interconnect in modern digital circuits necessitates a number of design optimizations, which must typically be iterated several times to meet the spe...
100
click to vote
ICCD
2008
IEEE
15 years 8 months ago
2008
IEEE
Abstract— Over the last decade, the design of ultra-lowpower digital circuits in subthreshold regime has been driven by the quest for minimum energy per operation. In this contri...
107
click to vote
DAC
2004
ACM
16 years 18 days ago
2004
ACM
Power optimization is of growing importance for FPGAs in nanometer technologies. Considering dual-Vdd technique, we show that configurable power supply is required to obtain a sat...