Sciweavers

    120 search results - page 3 / 24
    » Timing-driven placement for FPGAs
    Sort
    View
    98
    Voted
    GLVLSI
    2000
    IEEE
    105views VLSI» more  GLVLSI 2000»
    An evolutionary approach to timing driven FPGA placement
    15 years 6 months ago
    An evolutionary approach to timing driven FPGA placement
    Download  www.cecs.uci.edu
    : We propose a novel evolutionary approach to the problem of timing-driven FPGA placement. The method used is evolutionary programming (EP) with incremental position encoded in the...
    R. Venkatraman, Lalit M. Patnaik
    claim paper
    Read More »
    85
    Voted
    DAC
    2004
    ACM
    105views Computer Architecture» more  DAC 2004»
    Efficient timing closure without timing driven placement and routing
    16 years 2 months ago
    Efficient timing closure without timing driven placement and routing
    Download  www.twolf.com
    Miodrag Vujkovic, David Wadkins, William Swartz, C...
    claim paper
    Read More »
    87
    Voted
    DAC
    1995
    ACM
    110views Computer Architecture» more  DAC 1995»
    Timing Driven Placement for Large Standard Cell Circuits
    15 years 5 months ago
    Timing Driven Placement for Large Standard Cell Circuits
    Download  www.cs.york.ac.uk
    William Swartz, Carl Sechen
    claim paper
    Read More »
    124
    Voted
    FPGA
    1999
    ACM
    115views FPGA» more  FPGA 1999»
    Using Cluster-Based Logic Blocks and Timing-Driven Packing to Improve FPGA Speed and Density
    15 years 6 months ago
    Using Cluster-Based Logic Blocks and Timing-Driven Packing to Improve FPGA Speed and Density
    Download  www.eecg.toronto.edu
    In this paper, we investigate the speed and area-efficiency of FPGAs employing “logic clusters” containing multiple LUTs and registers as their logic block. We introduce a ne...
    Alexander Marquardt, Vaughn Betz, Jonathan Rose
    claim paper
    Read More »
    118
    Voted
    FPL
    2004
    Springer
    90views Hardware» more  FPL 2004»
    Run-Time-Conscious Automatic Timing-Driven FPGA Layout Synthesis
    15 years 7 months ago
    Run-Time-Conscious Automatic Timing-Driven FPGA Layout Synthesis
    Download  www.eecg.utoronto.ca
    Abstract. Layout tools for FPGAs can typically be run in two different modes: non-timing-driven and timing-driven. Non-timing-driven mode produces a solution quickly, without consi...
    Jason Helge Anderson, Sudip Nag, Kamal Chaudhary, ...
    claim paper
    Read More »
    Explore & Download
    Proceedings Preprints Top 5 Ranked Papers Publications Books Software Tutorials Presentations Lectures Notes Datasets
    Productivity Tools
    International On-screen Keyboard Graphical Social Symbols OCR Text Recognition CSS3 Style Generator Web Page to PDF Web Page to Image PDF Split PDF Merge Latex Equation Editor Sci2ools
    Document Tools
    PDF to Text PDF to Postscript PDF to Thumbnails Excel to PDF Word to PDF Postscript to PDF PowerPoint to PDF Latex to Word Repair Corrupted PDF
    Image Tools
    JPG to PS JPG to PDF Extract Images from PDF Image Converter
    Sciweavers
    About Community Cookies Privacy Policy Terms of Use

    Copyright © Sciweavers LLC, 2009-2026, USA.