34 search results - page 5 / 7 » Tolerating Hard Faults in Microprocessor Array Structures |
122
click to vote
JPDC
2006
14 years 9 months ago
2006
Irregular parallel algorithms pose a significant challenge for achieving high performance because of the difficulty predicting memory access patterns or execution paths. Within an...
IOLTS
2008
IEEE
15 years 3 months ago
2008
IEEE
— Error correcting coding is the dominant technique to achieve acceptable soft-error rates in memory arrays. In many modern circuits, the number of memory elements in the random ...
70
Voted
SIGMETRICS
2008
ACM
14 years 9 months ago
2008
ACM
Two schemes proposed to cope with unrecoverable or latent media errors and enhance the reliability of RAID systems are examined. The first scheme is the established, widely used d...
ISCA
2010
IEEE
15 years 2 months ago
2010
IEEE
Aggressive technology scaling into the nanometer regime has led to a host of reliability challenges in the last several years. Unlike onchip caches, which can be efficiently prot...
MICRO
2009
IEEE
15 years 4 months ago
2009
IEEE
Process variations in integrated circuits have significant impact on their performance, leakage and stability. This is particularly evident in large, regular and dense structures...