Sciweavers

48 search results - page 6 / 10
» Tolerating data access latency with register preloading
Sort
View
IPPS
2006
IEEE
15 years 4 months ago
Exploring the design space of an optimized compiler approach for mesh-like coarse-grained reconfigurable architectures
In this paper we study the performance improvements and trade-offs derived from an optimized mapping approach applied on a parametric coarse grained reconfigurable array architect...
Grigoris Dimitroulakos, Michalis D. Galanis, Const...
HPCS
2002
IEEE
15 years 2 months ago
An Evaluation of Thread Migration for Exploiting Distributed Array Locality
Thread migration is one approach to remote memory accesses on distributed memory parallel computers. In thread migration, threads of control migrate between processors to access d...
Stephen Jenks, Jean-Luc Gaudiot
DSD
2011
IEEE
200views Hardware» more  DSD 2011»
13 years 9 months ago
Microthreading as a Novel Method for Close Coupling of Custom Hardware Accelerators to SVP Processors
Abstract—We present a new low-level interfacing scheme for connecting custom accelerators to processors that tolerates latencies that usually occur when accessing hardware accele...
Jaroslav Sykora, Leos Kafka, Martin Danek, Lukas K...
GPC
2007
Springer
15 years 4 months ago
A Novel Data Grid Coherence Protocol Using Pipeline-Based Aggressive Copy Method
Grid systems are well-known for its high performance computing or large data storage with inexpensive devices. They can be categorized into two major types: computational grid and ...
Reen-Cheng Wang, Su-Ling Wu, Ruay-Shiung Chang
ICPP
1999
IEEE
15 years 2 months ago
Coherence-Centric Logging and Recovery for Home-Based Software Distributed Shared Memory
The probability of failures in software distributed shared memory (SDSM) increases as the system size grows. This paper introduces a new, efficient message logging technique, call...
Angkul Kongmunvattana, Nian-Feng Tzeng