Sciweavers

300 search results - page 10 / 60
» Tools and Methodologies for Low Power Design
Sort
View
ISLPED
2003
ACM
152views Hardware» more  ISLPED 2003»
15 years 2 months ago
An MTCMOS design methodology and its application to mobile computing
The Multi-Threshold CMOS (MTCMOS) technology provides a solution to the high performance and low power design requirements of modern designs. While the low Vth transistors are use...
Hyo-Sig Won, Kyo-Sun Kim, Kwang-Ok Jeong, Ki-Tae P...
FCCM
2006
IEEE
162views VLSI» more  FCCM 2006»
15 years 3 months ago
Power Visualization, Analysis, and Optimization Tools for FPGAs
This paper introduces the Low-Power Intelligent Tool Environment (LITE), an object oriented tool set designed for power visualization, analysis, and optimization. These tools lever...
Matthew French, Li Wang, Michael J. Wirthlin
FPL
2008
Springer
91views Hardware» more  FPL 2008»
14 years 11 months ago
Power efficient DSP datapath configuration methodology for FPGA
Exploiting the underutilisation of variable-length DSP algorithms during normal operation is vital, when seeking to maximise the achievable functionality of an application within ...
Stephen McKeown, Roger Woods, John McAllister
MICRO
2003
IEEE
125views Hardware» more  MICRO 2003»
15 years 2 months ago
Runtime Power Monitoring in High-End Processors: Methodology and Empirical Data
With power dissipation becoming an increasingly vexing problem across many classes of computer systems, measuring power dissipation of real, running systems has become crucial for...
Canturk Isci, Margaret Martonosi
ISCAS
2005
IEEE
115views Hardware» more  ISCAS 2005»
15 years 3 months ago
Low power repeaters driving RLC interconnects with delay and bandwidth constraints
— Interconnect plays an increasingly important role in deep submicrometer VLSI technologies. Multiple design criteria are considered in interconnect design, such as delay, power,...
Guoqing Chen, Eby G. Friedman