Sciweavers

300 search results - page 26 / 60
» Tools and Methodologies for Low Power Design
Sort
View
ISCAS
1995
IEEE
107views Hardware» more  ISCAS 1995»
15 years 1 months ago
Power Dissipation in Deep Submicron CMOS Digital Circuits
— This paper introduces a simple analytical model for estimating standby and switching power dissipation in deep submicron CMOS digital circuits. The model is based on Berkeley S...
R. X. Gu, Mohamed I. Elmasry
DAC
2001
ACM
15 years 10 months ago
Detection of Partially Simultaneously Alive Signals in Storage Requirement Estimation for Data Intensive Applications
In this paper, we propose a novel storage requirement estimation methodology for use in the early system design phases when the data transfer ordering is only partially fixed. At ...
Per Gunnar Kjeldsberg, Francky Catthoor, Einar J. ...
ESORICS
2009
Springer
15 years 4 months ago
Security Threat Mitigation Trends in Low-Cost RFID Systems
Abstract. The design and implementation of security threat mitigation mechanisms in RFID systems, specially in low-cost RFID tags, are gaining great attention in both industry and ...
Joaquín García-Alfaro, Michel Barbea...
HPCA
2003
IEEE
15 years 10 months ago
Deterministic Clock Gating for Microprocessor Power Reduction
With the scaling of technology and the need for higher performance and more functionality, power dissipation is becoming a major bottleneck for microprocessor designs. Pipeline ba...
Hai Li, Swarup Bhunia, Yiran Chen, T. N. Vijaykuma...
TVLSI
2010
14 years 4 months ago
Variation-Aware System-Level Power Analysis
Abstract-- The operational characteristics of integrated circuits based on nanoscale semiconductor technology are expected to be increasingly affected by variations in the manufact...
Saumya Chandra, Kanishka Lahiri, Anand Raghunathan...