1541 search results - page 19 / 309 » Tools and Techniques for Model Checking Networked Programs |
131
click to vote
VLSID
2004
IEEE
16 years 25 days ago
2004
IEEE
This paper presents a novel technique for abstracting designs in order to increase the efficiency of formal property checking. Bounded Model Checking (BMC), using Satisfiability (...
100
click to vote
CCR
2004
15 years 9 days ago
2004
Protocol and system designers use verification techniques to analyze a system's correctness properties. Network operators need verification techniques to ensure the "cor...
DAC
1998
ACM
16 years 1 months ago
1998
ACM
Abstract-Our strategy for automatic generation of functional vectors is based on exercising selected paths in the given hardware description language (HDL) model. The HDL model des...
123
click to vote
EMSOFT
2006
Springer
15 years 2 months ago
2006
Springer
Distributed real-time and embedded (DRE) systems have stringent constraints on timeliness and other properties whose assurance is crucial to correct system behavior. Formal tools ...
132
Voted
FMICS
2009
Springer
15 years 4 months ago
2009
Springer
The main limitation of software model checking is that, due to state explosion, it does not scale to real-world multi-threaded programs. One of the reasons is that current software...