Sciweavers

327 search results - page 27 / 66
» Trace register allocation
Sort
View
ECRTS
2007
IEEE
15 years 5 months ago
Predictable Paging in Real-Time Systems: A Compiler Approach
Conventionally, the use of virtual memory in real-time systems has been avoided, the main reason being the difficulties it provides to timing analysis. However, there is a trend ...
Isabelle Puaut, Damien Hardy
ASPDAC
2005
ACM
98views Hardware» more  ASPDAC 2005»
15 years 4 months ago
Bitwidth-aware scheduling and binding in high-level synthesis
- Many high-level description languages, such as C/C++ or Java, lack the capability to specify the bitwidth information for variables and operations. Synthesis from these specifica...
Jason Cong, Yiping Fan, Guoling Han, Yizhou Lin, J...
DAC
1989
ACM
15 years 3 months ago
Scheduling and Binding Algorithms for High-Level Synthesis
- New algorithms for high-level synthesis are presented. The first performs scheduling under hardware resource constraints and improves on commonly used list scheduling techniques ...
Pierre G. Paulin, John P. Knight
CORR
1998
Springer
98views Education» more  CORR 1998»
14 years 10 months ago
Bayesian Stratified Sampling to Assess Corpus Utility
This paper describes a method for asking statistical questions about a large text corpus. We exemplify the method by addressing the question, "What percentage of Federal Regi...
Judith Hochberg, Clint Scovel, Timothy Thomas, Sam...
MASCOTS
2001
15 years 10 days ago
A Bit-Parallel Search Algorithm for Allocating Free Space
File systems that allocate data contiguously often use bitmaps to representand managefree space. Increases in the size of storage to be managed creates a needfor eficient algorith...
Randal C. Burns, Wayne Hineman