Sciweavers

327 search results - page 35 / 66
» Trace register allocation
Sort
View
APN
2001
Springer
15 years 2 months ago
Partial Order Verification of Programmable Logic Controllers
We address the verification of programmable logic controllers (PLC). In our approach, a PLC program is translated into a special type of colored Petri net, a so-called register net...
Peter Deussen
CCGRID
2006
IEEE
15 years 29 days ago
A Co-ordinate Based Resource Allocation Strategy for Grid Environments
In this paper, we propose a novel resource scheduling strategy, referred to as the Multi-Resource Scheduling (MRS) algorithm, which is capable of handling several resources to be u...
Benjamin Khoo Boon Tat, Bharadwaj Veeravalli, Tere...
GPC
2007
Springer
15 years 5 months ago
Towards Feasible and Effective Load Sharing in a Heterogeneous Computational Grid
A grid has to provide strong incentive for participating sites to join and stay in it. Participating sites are concerned with the performance improvement brought by the gird for th...
Kuo-Chan Huang, Po-Chi Shih, Yeh-Ching Chung
DAC
1997
ACM
15 years 3 months ago
Analysis and Evaluation of Address Arithmetic Capabilities in Custom DSP Architectures
—Many application-specific architectures provide indirect addressing modes with auto-increment/decrement arithmetic. Since these architectures generally do not feature an indexe...
Ashok Sudarsanam, Stan Y. Liao, Srinivas Devadas
GLVLSI
2007
IEEE
151views VLSI» more  GLVLSI 2007»
15 years 2 months ago
Hand-in-hand verification of high-level synthesis
This paper describes a formal verification methodology of highnthesis (HLS) process. The abstraction level of the input to HLS is so high compared to that of the output that the v...
Chandan Karfa, Dipankar Sarkar, Chittaranjan A. Ma...