Sciweavers

327 search results - page 40 / 66
» Trace register allocation
Sort
View
ASPLOS
1998
ACM
15 years 3 months ago
Compiler-Controlled Memory
Optimizations aimed at reducing the impact of memory operations on execution speed have long concentrated on improving cache performance. These efforts achieve a reasonable level...
Keith D. Cooper, Timothy J. Harvey
HPCS
2006
IEEE
15 years 5 months ago
Evaluation of Knapsack-Based Scheduling Using the NPACI JOBLOG
GridX1 is a computational grid deployment of off-theshelf components using shared resources at several Canadian research institutions. This work evaluates the applicability of kna...
Daniel C. Vanderster, Nikitas J. Dimopoulos, Rafae...
INFOCOM
1996
IEEE
15 years 3 months ago
Video Traffic Characterization for Multimedia Networks with a Deterministic Service
One of the most important traffic types in future packet-switched networks is high-bandwidth, variable-bitrate (VBR) video. Since video is a delay-sensitive media, the network mus...
Dallas E. Wrege, Jörg Liebeherr
PLDI
2005
ACM
15 years 4 months ago
Demystifying on-the-fly spill code
Modulo scheduling is an effective code generation technique that exploits the parallelism in program loops by overlapping iterations. One drawback of this optimization is that reg...
Alex Aletà, Josep M. Codina, Antonio Gonz&a...
FMCAD
2004
Springer
15 years 4 months ago
Late Design Changes (ECOs) for Sequentially Optimized Esterel Designs
Late changes in silicon design (ECO) is a common although undesired practice. The need for ECO exists even in high-level design flows since bugs may occur in the specifications, ...
Laurent Arditi, Gérard Berry, Michael Kishi...