Sciweavers

327 search results - page 49 / 66
» Trace register allocation
Sort
View
96
Voted
ACMSE
2008
ACM
15 years 29 days ago
A study of the performance of steering tasks under spatial transformation of input
Indirection exists between the virtual objects that form the computer interface and the input devices through which the user interacts to manipulate these objects. This paper stud...
Mihail Eduard Tudoreanu, Eileen Kraemer
81
Voted
FORTE
2007
15 years 11 days ago
The DHCP Failover Protocol: A Formal Perspective
Abstract. We present a formal specification and analysis of a faulttolerant DHCP algorithm, used to automatically configure certain host parameters in an IP network. Our algorith...
Rui Fan, Ralph E. Droms, Nancy D. Griffeth, Nancy ...
98
Voted
IJCV
2007
146views more  IJCV 2007»
14 years 11 months ago
Image-Based Modeling by Joint Segmentation
The paper first traces the image-based modeling back to feature tracking and factorization that have been developed in the group led by Kanade since the eighties. Both feature tra...
Long Quan, Jingdong Wang, Ping Tan, Lu Yuan
93
Voted
ICS
2009
Tsinghua U.
14 years 8 months ago
Creating artificial global history to improve branch prediction accuracy
Modern processors require highly accurate branch prediction for good performance. As such, a number of branch predictors have been proposed with varying size and complexity. This ...
Leo Porter, Dean M. Tullsen
79
Voted
DAC
2012
ACM
13 years 1 months ago
Improving gate-level simulation accuracy when unknowns exist
Unknown values (Xs) may exist in a design due to uninitialized registers or blocks that are powered down. Due to X-pessimism in gate-level logic simulation, such Xs cannot be hand...
Kai-Hui Chang, Chris Browy