Sciweavers

327 search results - page 50 / 66
» Trace register allocation
Sort
View
DAC
2010
ACM
15 years 9 months ago
Trace-driven optimization of networks-on-chip configurations
Networks-on-chip (NoCs) are becoming increasingly important in general-purpose and application-specific multi-core designs. Although uniform router configurations are appropriate ...
Andrew B. Kahng, Bill Lin, Kambiz Samadi, Rohit Su...
ICTAI
2000
IEEE
15 years 10 months ago
Reverse mapping of referral links from storage hierarchy for Web documents
In world wide web, a document is usually made up of multiple pages, each one of which has a unique URL address and links to each other by hyperlink pointers. Related documents are...
Chen Ding, Chi-Hung Chi, Vincent Tam
IEEEPACT
2009
IEEE
16 years 19 days ago
Interprocedural Load Elimination for Dynamic Optimization of Parallel Programs
Abstract—Load elimination is a classical compiler transformation that is increasing in importance for multi-core and many-core architectures. The effect of the transformation is ...
Rajkishore Barik, Vivek Sarkar
SCAM
2008
IEEE
16 years 10 days ago
Automatic Determination of May/Must Set Usage in Data-Flow Analysis
Data-flow analysis is a common technique to gather program information for use in transformations such as register allocation, dead-code elimination, common subexpression elimina...
Andrew Stone, Michelle Strout, Shweta Behere
ACCV
2006
Springer
15 years 12 months ago
Employing a Fish-Eye for Scene Tunnel Scanning
This work employs a fish-eye to scan cityscapes along a street and register scenes in a compact scene tunnel image. A fish-eye has complete field of view along a route. We mount th...
Jiang Yu Zheng, Shigang Li