Sciweavers

327 search results - page 53 / 66
» Trace register allocation
Sort
View
DATE
2004
IEEE
122views Hardware» more  DATE 2004»
15 years 2 months ago
Phase Coupled Code Generation for DSPs Using a Genetic Algorithm
The growing use of digital signal processors (DSPs) in embedded systems necessitates the use of optimizing compilers supporting special hardware features. Due to the irregular arc...
Markus Lorenz, Peter Marwedel
71
Voted
LCPC
2000
Springer
15 years 2 months ago
Recursion Unrolling for Divide and Conquer Programs
This paper presents recursion unrolling, a technique for improving the performance of recursive computations. Conceptually, recursion unrolling inlines recursive calls to reduce c...
Radu Rugina, Martin C. Rinard
92
Voted
MICRO
1995
IEEE
97views Hardware» more  MICRO 1995»
15 years 2 months ago
Improving CISC instruction decoding performance using a fill unit
Current superscalar processors, both RISC and CISC, require substantial instruction fetch and decode bandwidth to keep multiple functional units utilized. While CISC instructions ...
Mark Smotherman, Manoj Franklin
90
Voted
JVM
2004
103views Education» more  JVM 2004»
15 years 9 days ago
The Virtual Processor: Fast, Architecture-Neutral Dynamic Code Generation
Tools supporting dynamic code generation tend too be low-level (leaving much work to the client application) or too intimately related with the language/system in which they are u...
Ian Piumarta
AINA
2010
IEEE
14 years 11 months ago
Schedule Distributed Virtual Machines in a Service Oriented Environment
—Virtual machines offer unique advantages to the scientific computing community, such as Quality of Service(QoS) guarantee, performance isolation, easy resource management, and ...
Lizhe Wang, Gregor von Laszewski, Marcel Kunze, Ji...