Sciweavers

327 search results - page 62 / 66
» Trace register allocation
Sort
View
JSA
2000
116views more  JSA 2000»
14 years 10 months ago
Distributed vector architectures
Integrating processors and main memory is a promising approach to increase system performance. Such integration provides very high memory bandwidth that can be exploited efficientl...
Stefanos Kaxiras
GLOBECOM
2010
IEEE
14 years 8 months ago
Unveiling Popularity of BitTorrent Darknets
BitTorrent is today's most influential peer-to-peer system. Currently BitTorrent has two very different operating models: (1) public trackers, and (2) private trackers (also k...
Xiaowei Chen, Xiaowen Chu, Jiangchuan Liu
DAC
2003
ACM
15 years 11 months ago
Behavioral consistency of C and verilog programs using bounded model checking
We present an algorithm that checks behavioral consistency between an ANSI-C program and a circuit given in Verilog using Bounded Model Checking. Both the circuit and the program ...
Edmund M. Clarke, Daniel Kroening, Karen Yorav
ICCAD
2006
IEEE
131views Hardware» more  ICCAD 2006»
15 years 7 months ago
High-level synthesis challenges and solutions for a dynamically reconfigurable processor
A dynamically reconfigurable processor (DRP) is designed to achieve high area efficiency by switching reconfigurable data paths dynamically. Our DRP architecture has a stand alone...
Takao Toi, Noritsugu Nakamura, Yoshinosuke Kato, T...
VEE
2010
ACM
218views Virtualization» more  VEE 2010»
15 years 5 months ago
Improving compiler-runtime separation with XIR
Intense research on virtual machines has highlighted the need for flexible software architectures that allow quick evaluation of new design and implementation techniques. The inte...
Ben Titzer, Thomas Würthinger, Doug Simon, Ma...