Sciweavers

42 search results - page 5 / 9
» Trace-Driven Simulation of Decoupled Architectures
Sort
View
140
Voted
ISCA
2006
IEEE
123views Hardware» more  ISCA 2006»
15 years 8 days ago
A Gracefully Degrading and Energy-Efficient Modular Router Architecture for On-Chip Networks
Packet-based on-chip networks are increasingly being adopted in complex System-on-Chip (SoC) designs supporting numerous homogeneous and heterogeneous functional blocks. These Net...
Jongman Kim, Chrysostomos Nicopoulos, Dongkook Par...
ISCA
1999
IEEE
88views Hardware» more  ISCA 1999»
15 years 4 months ago
A Scalable Front-End Architecture for Fast Instruction Delivery
In the pursuit of instruction-level parallelism, significant demands are placed on a processor's instruction delivery mechanism. Delivering the performance necessary to meet ...
Glenn Reinman, Todd M. Austin, Brad Calder
MSWIM
2009
ACM
15 years 7 months ago
Design and evaluation of host identity protocol (HIP) simulation framework for INET/OMNeT++
Host Identity Protocol (HIP) decouples IP addresses from higher layer Internet applications by proposing a new, cryptographic namespace for host identities. HIP has great potentia...
László Bokor, Szabolcs Novácz...
DAC
1997
ACM
15 years 4 months ago
Power Supply Noise Analysis Methodology for Deep-Submicron VLSI Chip Design
This paper describes a new design methodology to analyze the on-chip power supply noise for high performance microprocessors. Based on an integrated package-level and chip-level p...
Howard H. Chen, David D. Ling
ASPDAC
2005
ACM
90views Hardware» more  ASPDAC 2005»
15 years 2 months ago
An integrated performance and power model for superscalar processor designs
— On current superscalar processors, performance and power issues cannot be decoupled for designers. Extensive simulations are usually required to meet both power and performance...
Yongxin Zhu, Weng-Fai Wong, Stefan Andrei