Sciweavers

1213 search results - page 127 / 243
» Traceability for System Families
Sort
View
107
Voted
ATVA
2005
Springer
112views Hardware» more  ATVA 2005»
15 years 6 months ago
Reasoning About Transfinite Sequences
We introduce a family of temporal logics to specify the behavior of systems with Zeno behaviors. We extend linear-time temporal logic LTL to authorize models admitting Zeno sequen...
Stéphane Demri, David Nowak
MHCI
2004
Springer
15 years 6 months ago
Memojog - An Interactive Memory Aid Incorporating Mobile Based Technologies
Memory problems are often associated with ageing and are among the most common effects of brain injury. Such problems can severely disrupt daily life and put huge strain on family ...
Kenny Morrison, Andrea Szymkowiak, Peter Gregor
ICECCS
2000
IEEE
196views Hardware» more  ICECCS 2000»
15 years 5 months ago
Complexity: Concept, Causes and Control
Complexity arises from many sources – both within and outwith the system. Internal sources include modern hardware, e.g. super-scalar processors, and external sources include th...
John A. McDermid
106
Voted
FPGA
1999
ACM
130views FPGA» more  FPGA 1999»
15 years 5 months ago
Hybrid Product Term and LUT Based Architectures Using Embedded Memory Blocks
The Embedded System Block (ESB) of the APEX20K programmable logic device family from Altera Corporation includes the capability of implementing product term macrocells in addition...
Frank Heile, Andrew Leaver
IPPS
1996
IEEE
15 years 4 months ago
Self-Timed Resynchronization: A Post-Optimization for Static Multiprocessor Schedules
In a shared-memory multiprocessor system, it is possible that certain synchronization operations are redundant -that is, their corresponding sequencing requirements are enforced c...
Shuvra S. Bhattacharyya, Sundararajan Sriram, Edwa...