Sciweavers

372 search results - page 33 / 75
» Transaction Based Modeling and Verification of Hardware Prot...
Sort
View
EUROCRYPT
2008
Springer
14 years 11 months ago
New Constructions for UC Secure Computation Using Tamper-Proof Hardware
The Universal Composability framework was introduced by Canetti to study the security of protocols which are concurrently executed with other protocols in a network environment. U...
Nishanth Chandran, Vipul Goyal, Amit Sahai
ATVA
2006
Springer
153views Hardware» more  ATVA 2006»
15 years 1 months ago
Learning-Based Symbolic Assume-Guarantee Reasoning with Automatic Decomposition
Abstract. Compositional reasoning aims to improve scalability of verification tools by reducing the original verification task into subproblems. The simplification is typically bas...
Wonhong Nam, Rajeev Alur
DATE
2004
IEEE
174views Hardware» more  DATE 2004»
15 years 1 months ago
Graph-Based Functional Test Program Generation for Pipelined Processors
Functional verification is widely acknowledged as a major bottleneck in microprocessor design. While early work on specification driven functional test program generation has prop...
Prabhat Mishra, Nikil Dutt
ICECCS
2007
IEEE
120views Hardware» more  ICECCS 2007»
15 years 1 months ago
Verifying the CICS File Control API with Z/Eves: An Experiment in the Verified Software Repository
Parts of the CICS transaction processing system were modelled formally in the 1980s in a collaborative project between IBM Hursley Park and Oxford University Computing Laboratory....
Leo Freitas, Konstantinos Mokos, Jim Woodcock
70
Voted
ENTCS
2008
118views more  ENTCS 2008»
14 years 9 months ago
The STSLib Project: Towards a Formal Component Model Based on STS
We present the current state of our STSLib project. This project aims at defining an environment to formally specify and execute software components. One important feature is that...
Fabrício Fernandes, Jean-Claude Royer