Sciweavers

372 search results - page 66 / 75
» Transaction Based Modeling and Verification of Hardware Prot...
Sort
View
TMC
2012
13 years 17 min ago
Secure Initialization of Multiple Constrained Wireless Devices for an Unaided User
—A number of protocols and mechanisms have been proposed to address the problem of initial secure key deployment in wireless networks. Most existing approaches work either with a...
Toni Perkovic, Mario Cagalj, Toni Mastelic, Nitesh...
103
Voted
ASIACRYPT
2011
Springer
13 years 9 months ago
BiTR: Built-in Tamper Resilience
The assumption of the availability of tamper-proof hardware tokens has been used extensively in the design of cryptographic primitives. For example, Katz (Eurocrypt 2007) suggests ...
Seung Geol Choi, Aggelos Kiayias, Tal Malkin
IEEEPACT
2005
IEEE
15 years 3 months ago
Maximizing CMP Throughput with Mediocre Cores
In this paper we compare the performance of area equivalent small, medium, and large-scale multithreaded chip multiprocessors (CMTs) using throughput-oriented applications. We use...
John D. Davis, James Laudon, Kunle Olukotun
CODES
2009
IEEE
15 years 4 months ago
Using binary translation in event driven simulation for fast and flexible MPSoC simulation
In this paper, we investigate the use of instruction set simulators (ISS) based on binary translation to accelerate full timed multiprocessor system simulation at transaction leve...
Marius Gligor, Nicolas Fournel, Frédé...
MSS
2005
IEEE
149views Hardware» more  MSS 2005»
15 years 3 months ago
Communicating Quality of Service Requirements to an Object-Based Storage Device
Obtaining consistent bandwidth with predictable latency from disk-based storage systems has proven difficult due to the storage system’s inability to understand Quality of Serv...
Kevin KleinOsowski, Thomas Ruwart, David J. Lilja