Sciweavers

992 search results - page 158 / 199
» Transfer Function Fusing
Sort
View
SC
1995
ACM
15 years 2 months ago
Multicast Virtual Topologies for Collective Communication in MPCs and ATM Clusters
This paper de nes and describes the properties of a multicast virtual topology, the M-array, and a resource-ecient variation, the REM-array. It is shown how several collective op...
Yih Huang, Chengchang Huang, Philip K. McKinley
SIGCOMM
1995
ACM
15 years 2 months ago
Protocol Implementation Using Integrated Layer Processing
Integrated Layer Processing (ILP) is an implementation concept which "permit[s] the implementor the option of performing all the [data] manipulation steps in one or two integ...
Torsten Braun, Christophe Diot
SIGCOMM
1995
ACM
15 years 2 months ago
Pipelined Memory Shared Buffer for VLSI Switches
ABSTRACT: Switch chips are building blocks for computer and communication systems. Switches need internal buffering, because of output contention; shared buffering is known to perf...
Manolis Katevenis, Panagiota Vatsolaki, Aristides ...
FPL
2008
Springer
111views Hardware» more  FPL 2008»
15 years 25 days ago
Hyperreconfigurable architectures
Dynamically reconfigurable architectures or systems are able to reconfigure their function and/or structure to suit the changing needs of a computation during run time. The increa...
Sebastian Lange, Martin Middendorf
63
Voted
FPL
2008
Springer
110views Hardware» more  FPL 2008»
15 years 25 days ago
Metawire: Using FPGA configuration circuitry to emulate a Network-on-Chip
While there have been many reported implementations of Networks-on-Chip (NoCs) on FPGAs, they have not seen the same acceptance as NoCs on ASICs. One reason is that communication ...
Matthew Shelburne, Cameron Patterson, Peter Athana...